

Silicon Radar GmbH Im Technologiepark 1 15236 Frankfurt (Oder) Germany

tel: +49 335 / 228 80 30 fax: +49 335 / 557 10 50 info@siliconradar.com www.siliconradar.com

# TRX\_120\_067

120-GHz Highly Integrated IQ Transceiver with Antennas in Package in Silicon Germanium Technology

### Data Sheet

Status:	Date:	Author:	Filename:	
Preliminary	28-Nov-2022	Silicon Radar GmbH	Datasheet_TRX_120_067_V0.3	
Version:	Product number:	Package:	Marking:	Page:
0.3	TRX_120_067	QFN56, 8 × 8 mm²	TRX0067 YYWW	1 of 18
Document:	Annex to VA_U03_01	Anlage 8_Template_Datenblatt_RevE	Date: 19-May-2020	Rev D



# **Version Control**

Version	Changed section	Description of change	Reason for change
0.1	Template, contents	Initial release	
0.2	8 Measurement Results	Scale in figures 20 and 21 corrected	Wrong notation
0.3	6.3 Evaluation Kit	Information regarding to SR's new SiRad Easy <sup>®</sup> r4 platform	Support update



### **Table of Contents**

1	Features	
1.1	Overview	4
1.2	Applications	4
2	Block Diagram	5
3	Pin Configuration	
3.1	Pin Assignment	
3.2	Pin Description	
4	Specification	
4.1	Absolute Maximum Ratings	
4.2	Operating Range	
4.3	Thermal Resistance	
4.4	Electrical Characteristics	
5	Packaging	
5.1	Outline Dimensions	
5.2	Package Code	9
5.3	Antenna Position	9
6	Application	
6.1	Application Circuit Schematic	
6.2	Power Cycling	
6.3	Evaluation Kit	
6.4	Input / Output Stages	
6.5	VCO Tuning Inputs	
7	Reliability and Environmental Test	
8	Measurement Results	



### **1** Features

- Radar front end (RFE) with antennas in package for 122-GHz ISM band
- Single supply voltage of 3.3 V
- Fully ESD protected device
- Low power consumption of 380 mW in continuous operating mode
- Duty cycling is possible
- Integrated low phase noise push-push VCO
- Receiver with homodyne quadrature mixer
- RX and TX patch antennas
- Wide bandwidth of up to 6 GHz
- QFN56 leadless plastic package 8 × 8 mm<sup>2</sup>
- Package partly molded, MSL3 rated
- Pb-free, RoHS compliant package
- IC is available as bare die as well (without antennas)
- Replaces the TRX\_120\_001



#### 1.1 <u>Overview</u>


The RFE is an integrated transceiver circuit for the 122-GHz ISM band with antennas in package. It includes a lownoise amplifier (LNA), quadrature mixers, a poly-phase filter, a voltage-controlled oscillator, divide-by-32 outputs and transmit and receive antennas (see Figure 1). The RF signal from the oscillator is directed to the RX path via buffer circuits. The RX signal is amplified by the LNA and converted to baseband by two mixers with quadrature local oscillator (LO). The 120-GHz LO has four analog tuning inputs with different tuning ranges and tuning slopes. The tuning inputs can be combined to obtain a wide frequency tuning range. The analog tuning inputs together with integrated frequency divider and external fractional-N PLL can be used for frequency modulated continuous wave (FMCW) radar operation. With fixed oscillator frequency it can be used in continuous wave (CW) mode. Other modulation schemes are possible as well by utilizing analog tuning inputs. The IC is fabricated in a SiGe BiCMOS technology.

#### 1.2 Applications

The main field of application for the 120-GHz transceiver radar frontend is in short range radar systems with a range up to about 10 meters. By using dielectric lenses or reflectors, the range can be increased considerably. The RFE can be used in FMCW mode as well as in CW mode. Although the chip is intended for use in the ISM band 122 GHz - 123 GHz, it is also possible to extend the bandwidth to the full tuning range of 6 GHz.



### 2 Block Diagram





# **3** Pin Configuration

### 3.1 <u>Pin Assignment</u>




Figure 2 Pin Assignment (QFN56, top view)

### 3.2 <u>Pin Description</u>

Table 1	Pin Descri	ption
Pin		Description
No.	Name	
1-6	NC	Not connected
7	divp	Divider outputs, positive and negative terminal, matched to $50\Omega$ load, DC coupled, external
8	divn	decoupling capacitor required.
9, 10	Х	Reserved. Do not make any connections.
11 - 14	GND	Connect to ground.
15	Х	Reserved. Do not make any connections.
16	diven	Divider enable input (enable = 1.2 V, off = 0), NMOS input, external pull-up resistor of 100 k $\Omega$ recommended.
17	pwr_tx	Transmitter power control input (normal = $1.2 \text{ V}$ , $-3 \text{ dB} = 0$ ), NMOS input, external pull-up resistor of $100 \text{ k}\Omega$ recommended.
18	Vt3	VCO tuning input 3 (0 – V <sub>CC</sub> )
19	Vt2	VCO tuning input 2 (0 – V <sub>CC</sub> )
20	Vt1	VCO tuning input 1 (0 – V <sub>CC</sub> )
21	Vt0	VCO tuning input 0 (0 – V <sub>CC</sub> )
22	IF_Qp	IF Q output, positive terminal (DC coupled)
23	IF_Qn	IF Q output, negative terminal (DC coupled)
24	IF_In	IF I output, negative terminal (DC coupled)
25	IF_Ip	IF I output, positive terminal (DC coupled)
26	VCC	Supply voltage (3.3 V, 112 mA typ.)
27, 28	NC	Not connected
29, 30	GND	Ground pins, also connected to the exposed die attach pad.
31 - 56	NC	Not connected
(57)	GND	Exposed die attach pad of the QFN package, must be soldered to ground.



# 4 Specification

#### 4.1 Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Table 2	Absolute	Maximum	Ratings
	/ 100010100	i i i a/tii i i a i i i	i la cingo

Parameter	Symbol	Min	Max	Unit	Remarks / Condition
	,	141111	-		
Supply voltage	Vcc		3.6	V	to GND
DC voltage at tuning inputs	V <sub>vt</sub>	-0.3	V <sub>CC</sub> + 0.3	V	Inputs Vt0, Vt1, Vt2, Vt3
DC voltage at enable inputs	VEN	-0.3	1.5	V	Inputs diven, pwr_tx
Junction temperature	ΓJ	-50	150	°C	
Storage temperature range	Tstg		150	°C	
Floor life (out of bag) at factory	FL		168	h	IPC/JEDEC J–STD-033A MSL Level 3
ambient (30°C/60% RH)					Compliant <sup>1)</sup>
ESD robustness	Vesd		500	V	Human body model, HBM <sup>2)</sup>

1) If the devices are stored outside of the packaging, beyond this time limit, the device should be baked before use. The devices should be ramped up to a temperature of 125°C and baked for up to 12 hours.

2) CLASS 1A according to ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing, Human Body Model Component Level, ANSI/ESDA/JEDEC JS-001-2011

#### 4.2 **Operating Range**

#### Table 3 Operating Range

Parameter	Symbol	Min	Max	Unit	Remarks / Condition
Ambient temperature	TA	-40	85	°C	
Supply voltage	Vcc	3.13	3.47	V	(3.3 V ± 5%)
DC voltage at tuning inputs	V <sub>Vt</sub>	0	Vcc	V	Inputs Vt0 – Vt3
DC voltage at enable inputs	V <sub>EN</sub>	0	1.2	V	Inputs diven, pwr_tx

Note: Do not drive input signals without power supplied to the device.

#### 4.3 <u>Thermal Resistance</u>

#### Table 4Thermal Resistance

Parameter	Symbol	Min	Тур	Max	Unit	Remarks / Condition
Thermal resistance, junction-to-ambient	$R_{thja}$			30	K/W	JEDEC JESD51-5



#### 4.4 Electrical Characteristics

 $T_A$  = -40°C to +85°C unless otherwise noted. Typical values measured at  $T_A$  = 25°C and  $V_{CC}$  = 3.3 V.

Table 5 **Electrical Characteristics** Symbol Min Unit Remarks / Condition Parameter Тур Max **DC** Parameters Supply current consumption 100 112 128 TX on, CW mode Icc mΑ Enable input voltage, VEN L 0 0.3 ٧ Inputs diven, pwr\_tx low level Enable input voltage, 0.9 1.2 ٧  $V_{EN_H}$ Inputs diven, pwr\_tx high level VCO tuning voltage Vvt 0 Vcc V Inputs Vt0 – Vt3 **RF** Parameters VCO start frequency **f**<sub>TX</sub> 117.5 119.3 121.5 GHz Vt0 = Vt1 = Vt2 = Vt3 = 0 123.5 Vt0 = Vt1 = Vt2 = Vt3 = 3.3 V VCO stop frequency **f**<sub>TX</sub> 125.8 128.0 GHz VCO tuning full bandwidth Δf<sub>TX</sub> 5.9 6.2 6.8 GHz Vt0 - Vt3 interconnected Number of adjustable frequency 8 Vt1 – Vt3 used for band bands switching **Pushing VCO**  $\Delta f_{TX} / \Delta V_{CC}$ 27 MHz/V -90 dBc/Hz Phase noise  $P_N$ -88 at 1 MHz offset Transmitter output power Ртх -7 -3 dBm 1 Measured without antennas,  $V(pwr_tx) = 1.2 V$ Divider ratio of TX signal Ndiv 64 Divider output power  $\mathbf{P}_{div}$ -10 -7 dBm Note 1 1.84 1.99 GHz Divider output frequency  $\mathbf{f}_{\mathsf{div}}$ 10 Receiver gain 8 dB Measured without antennas IF frequency range  $\mathbf{f}_{\mathsf{IF}}$ 0 200 MHz IF output impedance ZOUT 500 Ω **Differential outputs** IQ amplitude imbalance 3 dB IQ phase imbalance -10 10 deg Noise figure (DSB) 8.7 dB Simulated, at  $f_{IF} = 1 MHz$ Input compression point 1dB ICP -20 dBm Measured without antennas

Note 1: Measured single-ended. Divider outputs are loaded with 50  $\Omega$ , external decoupling capacitors are required. No 50- $\Omega$  match is required in application.



### 5 Packaging

#### 5.1 <u>Outline Dimensions</u>





Figure 3 Outline Dimensions of QFN56, 0.5 mm Pitch, 8 mm × 8 mm


#### 5.2 Package Code

Top-Side Markings

TRX067 YYWW

#### 5.3 <u>Antenna Position</u>







# 6 Application

### 6.1 Application Circuit Schematic




Figure 5 Application Circuit

### 6.2 <u>Power Cycling</u>

It is possible to reduce power consumption by power cycling the radar front end. Rapid power cycling with voltage rise times between 10 and 100  $\mu$ s is possible. At power-up, it must be ensured that no input signal is driven high before the supply voltage is stable. At power-down, all input signals must be pulled low before the supply voltage is switched off.

#### 6.3 Evaluation Kit

Silicon Radar offers evaluation kits for speeding up radar development. Please review our website and product sheets for more information: <u>https://www.siliconradar.com/evalkits/</u>.

The *SiRad Easy® r4* platform supports development for many of Silicon Radar's integrated IQ transceivers including radar front end boards for TRX\_120\_067. It serves as reference hardware and provides a design environment including a graphical user interface for parameter setting. Its functionality and communication protocol are adaptable to development projects.



#### 6.4 Input / Output Stages

The following figures show the simplified circuits of the input and output stages. It is important that the voltage applied to the input pins never exceeds  $V_{cc}$  by more than 0.3 V. Otherwise, the supply current may be conducted through the upper ESD protection diode connected at the pin.




Figure 6 Equivalent I/O Circuits

#### 6.5 VCO Tuning Inputs

The VCO tuning inputs Vt0 – Vt3 are of analog nature, but can be switched digitally as well. The tuning inputs differ in their tuning ranges (tuning bandwidth) and slopes, whereby Vt3 has the widest tuning range, and Vt0 the narrowest.

Table 6 Typical VCO Tuning Bandwidth and Slope

Input	VCO tuning bandwidth (MHz)		Middle band s	lope (MHz/V)
Vt0	$\Delta f_{TX_Vt0}$	720	$\Delta f_{TX} / \Delta V_{Vt0}$	290
Vt1	$\Delta f_{TX_Vt1}$	750	$\Delta f_{TX} / \Delta V_{Vt1}$	300
Vt2	$\Delta f_{TX_Vt2}$	1580	$\Delta f_{TX} / \Delta V_{Vt2}$	630
Vt3	$\Delta f_{TX_Vt3}$	3450	$\Delta f_{TX} / \Delta V_{Vt3}$	1380

The VCO tuning range of a specific tuning input can be increased by connecting it to another tuning input. All combinations of the four tuning inputs are allowed. Unused tuning inputs must be set to a fixed potential (between 0 and  $V_{cc}$ ). The interconnection of all inputs Vt0 – Vt3 leads to the maximum tuning bandwidth. For example, if Vt0 is used as tuning input, the variation of the potential at Vt1, Vt2, Vt3 in all logical combinations of 0 and  $V_{cc}$ , results in offsetting the tuning curve (see Figure 10).



### 7 Reliability and Environmental Test

Table 7 Reliability and Environmental rest according to JEDEC standards							
Qualification Test	JEDEC Standard	Condition	Pass / Fail				
MSL3	J-STD-020E	Reflow simulation 3 times at 260°C	in progress				
Temperature Cycling	JESD22-A104	850 cycles at -40°C 125°C	in progress				
HTSL	JESD22-A103	1,000 h at 150°C	in progress				
HTOL	JESD22-A108	1,000 h at 85°C	in progress				
ТНВ	JESD22-A101	1,000 h at 85°C and 85% RH	in progress				

 Table 7
 Reliability and Environmental Test according to JEDEC Standards




Figure 7 Reflow Profile for Pb-Free Assembly according to JEDEC Standard J-STD-020E








Figure 8 Current Consumption vs. Temperature







Figure 10 VCO Tuning Curves. Vt0 is varied, while Vt1, Vt2 and Vt3 are driven high or low. For example, 011 means Vt3 = 0, Vt2 = 3.3 V, and Vt1 = 3.3 V.










Figure 11 Full Bandwidth VCO Tuning. Vt0, Vt1, Vt2, Vt3 are interconnected. (Vt0 = Vt1 = Vt2 = Vt3)




Figure 13 VCO Pushing - Full Bandwidth Operation. All tuning voltages, Vt0 = Vt1 = Vt2 = Vt3




Figure 14 Phase Noise of the Integrated Oscillator Measured at Divider Output (1.89 GHz)





Figure 16 Output Frequency vs. Temperature



SILICON radar

Figure 15 VCO Pushing - Full Bandwidth Operation. All tuning voltages, Vt0 = Vt1 = Vt2 = Vt3





Figure 17 Output Power vs. Temperature (Normalized to 20°C)

Figure 18





The result of the measurements of the radiation patterns of TX and RX patch antennas at different frequencies are shown in Figure 20. The power levels are normalized separately for RX and TX measurements.





Figure 20 Radiation Pattern of TX and RX Patch Antennas, measured at different frequencies – H-Plane (blue), E-Plane (orange)



The combined normalized radiation patterns of RX and TX antenna for FMCW operation are shown in Figure 21. During the measurement, the IC was operated in FMCW mode with a bandwidth of 1 GHz. A corner reflector was used as the target. The frequency of the measurement refers to the start frequency of the sweep.






Figure 21 Combined Radiation Pattern of TX and RX Patch Antennas, measured in FMCW mode with 1-GHz modulation bandwidth at different frequencies – H-Plane (blue), E-Plane (orange)



### Disclaimer

Silicon Radar GmbH 2022. The information contained herein is subject to change at any time without notice.

- Silicon Radar GmbH assumes no responsibility or liability for any loss, damage or defect of a product which is caused in whole or in part by
  - (i) use of any circuitry other than circuitry embodied in a Silicon Radar GmbH product,
  - (ii) misuse or abuse including static discharge, neglect, or accident,
  - (iii) unauthorized modifications or repairs which have been soldered or altered during assembly and are not capable of being tested by Silicon Radar GmbH under its normal test conditions, or
  - (iv) improper installation, storage, handling, warehousing, or transportation, or
  - (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** Silicon Radar GmbH makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any Silicon Radar product and any product documentation. Products sold by Silicon Radar are not suitable or intended to be used in a life support applications or components, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY: BUYER AGREES NOT TO USE SILICON RADAR GMBH'S PRODUCTS FOR ANY APPLICATIONS OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

Silicon Radar GmbH owns all rights, titles and interests to the intellectual property related to Silicon Radar GmbH's products, including any software, firmware, copyright, patent, or trademark. The sale of Silicon Radar GmbH's products does not convey or imply any license under patent or other rights. Silicon Radar GmbH retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by Silicon Radar GmbH. Unless otherwise agreed to in writing by Silicon Radar GmbH, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.