

### is now



indie Semiconductor FFO GmbH

To learn more about indie Semiconductor, please visit our website at <a href="https://www.indiesemi.com">www.indiesemi.com</a>

For customer support, please contact us at: <a href="mailto:dfo.support@indiesemi.com">dfo.support@indiesemi.com</a>

indie and the indie logo are trademarks of Ay Dee Kay LLC dba indie Semiconductor in the United States and in other countries. Silicon Radar GmbH was acquired by indie Semiconductor and is now indie Semiconductor FFO GmbH. Purchase of products is governed by indie Semiconductor FFO GmbH's Terms and Conditions.



# T4R4\_060\_096

60-GHz Highly Integrated MIMO Transceiver with four Receivers and four Transmitters

## **Preliminary Data Sheet**

Status:	Date:	Author:	Filename:	
Preliminary	05-Sep-2023	Indie Semiconductor FFO GmbH	Datasheet_T4R4_060_096_V0.4	
Version:	Product number:	Package:	Marking:	Page:
0.4	T4R4_060_096	LGA, 8 × 8 mm <sup>2</sup>	4T4R96 YYWW	1 of 17
Document:	Annex to VA_U03_01	Anlage 8_Template_Datenblatt_RevE	Date: 19-May-2020	Rev E



## **Version Control**

Version	Changed section	Description of change	Reason for change
0.1	(all)	Creation of initial version of document	
0.2	(all)	Adaptation of section "Specification"	Provision of a preliminary document
0.3	(all)	Minor corrections in layout	Release of 1st preliminary document
0.4	(all)	Revision of document	Conversion and update to product
			version 096



## **Table of Contents**

1	Features	
1.1	Overview	
1.2	Applications	
2	Block Diagram	
3	Land Assignment	
4	Specification	
4.1	Absolute Maximum Ratings	
4.2	Operating Range	
4.3	Thermal Resistance	
4.4	Electrical Characteristics	
5	Packaging	11
5.1	Outline Dimensions	
5.2	Package Code	
6	Application	13
6.1	Application Circuit Schematic	
6.2	Power Cycling	
6.3	Evaluation Kit	
6.4	Input / Output Stages	14
7	Reliability and Environmental Test	15
8	Measurement Results	
9	Disclaimer	17



### 1 Features

- Radar transceiver for the frequency band at 60 GHz
- Band width of 7 GHz covering 57 to 64 GHz
- Four switchable transmit and four switchable receive channels
- MIMO chip cascade via 20-GHz LO input / output possible
- Single supply voltage of 3.3 V
- Current consumption in TDM operation ≤ 500 mA
- Fully ESD protected device
- Integrated low phase noise VCO
- Transmitter with power control
- Receiver with homodyne quadrature mixer
- Single-ended TX outputs and RX inputs
- LGA121 leadless package 8 × 8 mm<sup>2</sup>
- Pb-free, RoHS compliant package

#### 1.1 Overview

The T4R4 IC is a highly integrated MIMO transceiver for the 60-GHz ISM band operating and with the target frequency range of  $< 57\,\mathrm{GHz}$  up to  $> 64\,\mathrm{GHz}$ . It includes four transmit and four receive switchable channels to enable time-division-multiplexing operations. The IC is also suitable for massive MIMO chaining with its master / slave mode to boost the achievable angular resolution through 20-GHz LO input / output pads. The output power of the transmitter can be controlled. The internal 20-GHz VCO has an integrated frequency divider with a frequency range of  $4.75\,\mathrm{GHz} - 5.58\,\mathrm{GHz}$ . The IC is fabricated in a SiGe BiCMOS technology of IHP GmbH.

#### 1.2 Applications

The 60-GHz MIMO transceiver can be employed in FMCW radars requiring high range resolution thanks to its wide operation bandwidth which is compliant with the frequency band (57 GHz – 64 GHz) opened for industrial radar<sup>1</sup>. Its high operating frequency and high output power enable measurements with improved range accuracy and high detection range. This Radar Transceiver comprises four transmit and receiver channels to enable a full 3+1D resolution of the measurement object and space investigated.

<sup>&</sup>lt;sup>1</sup> Regulation on frequency range and application scope varies between world regions.



## 2 Block Diagram




Figure 1 Simplified Block Diagram



## 3 Land Assignment




Figure 2 Land Assignment (top view)

Table 1 Land (terminal) description

Location	Name	Туре	Description
A 1	TXEN1	digital	PA1 enable, 100-kΩ pull-down resistor at input.
			By default PA1 is off: 0 – off, 3.3 V - enable
A 2	TXEN2	digital	PA2 enable, 100-kΩ pull-down resistor at input.
			By default PA2 is off: 0 – off, 3.3 V - enable
A 3	TXEN4	digital	PA4 enable, 100-kΩ pull-down resistor at input.
			By default PA4 is off: 0 – off, 3.3 V - enable
A 4	GND		Ground
A 5	LOOUT	analog	20-GHz LO output, single-ended 50- $\Omega$ output (before the frequency tripler), low-ohmic
			DC path to ground.
A 6	GND		Ground
A 7	IF2n	analog	Negative output of differential RX2-channel outputs, DC coupled,
			$500-\Omega$ differential termination is recommended.
A 8	IF1Qn	analog	Negative output of differential RX1-channel quadrature outputs, DC coupled,
			$500-\Omega$ differential termination is recommended.
A 9	IF1In	analog	Negative output of differential RX1-channel in-phase outputs, DC coupled, $500-\Omega$
			differential termination is recommended.
A 10, 11	GND		Ground
B 1,2	GND		Ground
В 3	TXEN3	digital	PA3 enable, 100-kΩ pull-down resistor at input.
			By default PA3 is off: 0 - off, 3.3 V - enable
B 4 - 6	GND		Ground
B 7	IF2p	analog	Positive output of differential RX2 channel outputs, DC coupled,
	,		$500-\Omega$ differential termination is recommended.



B 8	IF1Qp	analog	Positive output of differential RX1 channel quadrature outputs, DC coupled, $500-\Omega$ differential termination is recommended.
В 9	IF1Ip	analog	Positive output of differential RX1 channel in-phase outputs, DC coupled, 500-Ω differential termination is recommended.
B 10, 11	GND		Ground
C 1	TX1	analog	TX1 channel antenna, single-ended 50-Ω output
C 2,3	GND	analog	Ground
C 4	LOAMP	digital	PA-on-LOOUT path enable, CMOS Schmitt trigger input, no pull resistor at input.
C 4	LOAWII	digital	By default PA is off: 0 – off, 3.3 V – enable
C 5-10	GND		Ground
C 11	RX1	analog	RX1 channel antenna, single-ended 50-Ω input
D 1-11	GND		Ground
E 1	TX2	analog	TX2 channel antenna, single-ended 50-Ω output
E 2-10	GND		Ground
E 11	RX2	analog	RX2 channel antenna, single-ended 50-Ω input
F 1-11	GND		Ground
G 1	TX3	analog	TX3 channel antenna, single-ended 50-Ω output
G 2-10	GND		Ground
G 11	RX3	analog	RX3 channel antenna, single-ended 50-Ω input
H 1-4	GND		Ground
H 5-7	VCC	supply	3.3-V supply voltage
H 8-11	GND	11,	Ground
J 1	TX4	analog	TX4 channel antenna, single-ended 50-Ω output
J 2	GND		Ground
13	DCOUT	analog	Power-detector output voltage, giving a relative DC voltage with respect to transmitted output power on the TX channel
J 4	TRPEN	digital	Frequency tripler enable, Schmitt trigger input, no pull resistor at input:  0 – tripler is off, 3.3 V – tripler is enabled
J 5	GND		Ground
J 6,7	VCOVCC	supply	3.3-V supply voltage for the VCO
J 8	GND	заррту	Ground
19	BISTEN	digital	BIST-circuit enable for all receivers, CMOS Schmitt trigger input, no pull resistor at input:  0 – off, 3.3 V – enable
J 10	GND		Ground
J 11	RX4	analog	RX4 channel antenna, single-ended 50-Ω input
K 1-4	GND		Ground
K 5	DIVn	analog	Negative output of differential frequency-divider outputs, $f_{max} \approx 5.5$ GHz, DC coupled
K 6	GND		Ground
K 7	SW	digital	Internal / external LO select input, Schmitt trigger input:  0 V – internal LO from the VCO selected and VCO's supply voltage to be set to 3.3 V  3.3 V – external LO from LOIN input selected and VCO's supply voltage to be set to 0 V
K 8	IF3p	analog	Positive output of differential RX3 channel outputs, DC coupled, 500-Ω differential termination is recommended.
К 9	IF4p	analog	Positive output of differential RX4 channel outputs, DC coupled, 500-Ω differential termination is recommended.
K 10,11	GND		Ground
L 1	TXGAIN	analog	PA gain control voltage, 25-kΩ pull-down resistor at input:
		32.0	0 – low-power mode, 3.3 V – high-power mode.



			Active gain-setting voltage levels are kept between 1.0 V (lowest output power) and 1.5 V (highest output power).
L 2	GND		Ground
L 3	LOIN	analog	20-GHz external LO input, single-ended 50- $\Omega$ input ( SW pin set to 3.3 V and VCOVCC to 0 V), low-ohmic DC path to ground.
L 4	GND		Ground
L 5	DIVp	analog	Positive output of differential frequency-divider outputs, $f_{max} \approx 5.5$ GHz, DC coupled
L 6	VTUNE	analog	VCO frequency tuning voltage: V <sub>TUNE</sub> = 0 − 3.3 V
L 7	BISTIN	analog	Input for BIST-circuits of all receivers, requires 100 kHz $-$ 1 MHz sine or square wave test-signal with around 300 mVpp amplitude, DC coupled, voltage divider 200 k $\Omega$ / 200 k $\Omega$ at input (see 6.4, Input / Output Stages)
L 8	IF3n	analog	Negative output of differential RX3 channel outputs, DC coupled, $500-\Omega$ differential termination with IF3p is recommended.
L 9	IF4n	analog	Negative output of differential RX4 channel outputs, DC coupled, $500-\Omega$ differential termination is recommended.
L 10	TRPGAIN	digital	Frequency tripler gain control voltage, CMOS Schmitt trigger input, no pull resistor at input, by default tripler is operating in the low gain mode:  0 – low gain, 3.3 V – high gain (see 6.4, Input / Output Stages)
L 11	RXEN	digital	Enables all RX channels, CMOS Schmitt trigger input, no pull resistor at input: 0 – all RX channels are off, 3.3 V – all RX channels are enabled



### 4 Specification

#### 4.1 Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Remarks / Condition
Supply voltage 1	V <sub>CC</sub>		3.6	V	to GND
Supply voltage 2	Vccvco		3.6	V	to GND
DC voltage at RF terminals	V <sub>DCRF</sub>	0	2	mV	Low-ohmic circuit to ground for TX and RX terminals
DC voltage at tuning input	V <sub>Vtune</sub>	-0.3	V <sub>CCVCO</sub> + 0.3	V	
DC voltage at enable/control inputs	V <sub>EN</sub> / V <sub>CTL</sub>	-0.3	V <sub>CC</sub> + 0.3	V	
Input power into RX inputs	P <sub>IN</sub>		0	dBm	RX1, RX2, RX3, RX4
Junction temperature	TJ	-50	150	°C	
Storage temperature range	T <sub>STG</sub>		150	°C	
Floor life <sup>2)</sup> at factory, ambient (30°C / 60% RH)	FL		168	h	IPC/JEDEC J—STD-033 MSL Level 3 Compliant <sup>1)</sup>
ESD robustness	V <sub>ESD</sub>		tbd	V	Human body model, HBM <sup>3)</sup>

- 1) Device storage outside of the packaging is limited according to latest revision of JEDEC Standard IPC/JEDEC J—STD-033. Please follow the handling instructions mentioned there. Further assistance available on request.
- 2) Allowable time interval after removal from moisture barrier bag, dry storage, dry bake and before solder reflow process.
- CLASS 1A according to ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing, Human Body Model Component Level, ANSI/ESDA/JEDEC JS-001-2011

### 4.2 **Operating Range**

Table 3 Operating Range

Parameter	Symbol	Min	Max	Unit	Remarks / Condition
Ambient temperature	T <sub>A</sub>	-40	85	°C	
Supply voltage	V <sub>CC</sub>	3.13	3.47	V	(3.3 V ± 5%)
DC voltage at tuning input	V <sub>Vtune</sub>	0	V <sub>CCVCO</sub>	V	
DC voltage at enable inputs	V <sub>EN</sub>	0	$V_{CC}$	V	

Note: Do not drive input signals without power supplied to the device.

#### 4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol	Min	Тур	Max	Unit	Remarks / Condition
Thermal resistance,	R <sub>thja</sub>			tbd	K/W	JEDEC JESD51-5
junction-to-ambient	ixtnja			lbu	IX/ VV	JEDEC JESDS1-5



### 4.4 <u>Electrical Characteristics</u>

 $T_A = -40^{\circ}\text{C}$  to +85°C unless otherwise noted, cf. Note 1. Typical values measured at  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 3.3\,\text{V}$ .

Table 5 Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Remarks / Condition
DC Parameters						
Supply current consumption	Icc		420		mA	Enabled all except V(BISTEN) = 0 (BIST off), V(TXGAIN) = 3.3 V (high power)
Enable input voltage, low level	V <sub>EN_L</sub>	0		0.85	V	
Enable input voltage, high level	V <sub>EN_H</sub>	2.05		V <sub>CC</sub>	V	
VCO tuning voltage	V <sub>Vt</sub>	0		V <sub>CC</sub>	V	
RF Parameters						
VCO start frequency	f <sub>TX</sub>		tbd	56.7	GHz	V <sub>TUNE</sub> = 0
VCO stop frequency	f <sub>TX</sub>	64.3	tbd		GHz	V <sub>TUNE</sub> = 3.3 V
VCO tuning full bandwidth	$\Delta f_{TX}$	8.6	tbd		GHz	
Pushing VCO	$\Delta f_{TX}/\Delta V_{CC}$		tbd		MHz/V	At 60.15 GHz
Transmitter output power	P <sub>TX</sub>		tbd		dBm	Measured 9 dBm at 62 GHz for bare die. Simulated 5 dBm for packaged chip.
Adjustable range output power	P <sub>TX_adj</sub>		11			V(TXGAIN) = V(TRPGAIN) = 0V min, 3.3V max
Divider ratio of TX signal	N <sub>div</sub>		12			(4 × 3)
Divider output power	P <sub>div</sub>		-6		dBm	Note 2
Divider output frequency	f <sub>div</sub>	4.66		5.53	GHz	(f <sub>TX</sub> /12)
Divider Phase Noise	P <sub>N</sub>	-110	-106		dBc/Hz	At 1 MHz offset at 60.15 GHz
RX conversion gain			tbd			Measured 22 dB at 62 GHz for bare die. Simulated 18 dBm for packaged chip.
Adjustable RX conversion gain	$G_{RX\_adj}$					V(TXGAIN) = V(TRPGAIN) = 0V min, 3.3 V max
IF frequency range	f <sub>IF</sub>	0		80	MHz	
IF output impedance	Z <sub>OUT</sub>		1000		Ω	Differential outputs, simulated
IQ amplitude imbalance	IMB <sub>A</sub>		tbd		dB	
IQ phase imbalance	IMB <sub>PH</sub>		tbd		deg	
Noise figure (DSB)			10.7		dB	Simulated at 60 GHz
Input compression point	1 dB ICP		tbd		dBm	Measured -23dB at 62 GHz for bare die. Simulated -19 dBm for packaged chip.


Note 1: The temperature range and electrical parameters apply to chip operation when only one TX is operational at a time.


Note 2: Measured single-ended. Divider outputs are loaded with  $50\,\Omega$ , external decoupling capacitors are required. No  $50-\Omega$  match is required in application.




## 5 Packaging

### 5.1 Outline Dimensions







Bottom view

	Package Dimension							
our mor	M:	illimeters	;	Inches				
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
A	0. 90	0. 95	1. 00	0. 035	0. 037	0. 039		
A2		0.65 REF.		0.026 REF.				
A3		0. 282 REF.		0.011 REF.				
b1	0. 275	0. 325	0. 375	0. 011	0.013	0.015		
D	7. 95	8. 00	8. 05	0. 313	0. 315	0. 317		
D1		6.50 BSC		0. 256 BSC				
E	7. 95	8. 00	8. 05	0. 313	0. 315	0. 317		
E1		6.50 BSC		0. 256 BSC				
е		0.65 BSC			0.026 BSC			

#### NOTES:

- 1. ALL DIMENSIONS IN MILLIMETER[INCHES]. ANGLES IN DEGREE.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS
  THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.12[0.005]
- 3. WARPAGE SHALL NOT EXCEED 0.20[0.008]
- 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

Figure 3 Land Grid Array Package – LGA121, 8 mm × 8 mm, pitch 0.65 mm



### 5.2 Package Code




Figure 4 Package Marking



### 6 Application

### 6.1 **Application Circuit Schematic**

[ Will be provided at later development stage.]

#### 6.2 Power Cycling

It is possible to reduce power consumption by power cycling the radar front end. Rapid power cycling with voltage rise times between 10 and 100  $\mu$ s is possible. At power-up, it must be ensured that no input signal is driven high before the supply voltage is stable. At power-down, all input signals must be pulled low before the supply voltage is switched off.

#### 6.3 Evaluation Kit

Silicon Radar offers evaluation kits for speeding up radar development. Please review our website and product sheets for more information: https://www.siliconradar.com/evalkits/.

The SiRad MIMO r2 platform supports development for of Silicon Radar's integrated IQ transceivers including radar front end boards for T4R4\_060\_096. It serves as reference hardware and provides a design environment including a graphical user interface for parameter setting. Its functionality and communication protocol are adaptable to development projects.

#### Notice:

According to our roadmap the evaluation platform SiRad MIMO r2 shall be extended together with the launch of the T4R4\_060\_096 transceiver to foster a comprehensive evaluation of this 60 GHz radar chip. However, due to the current supply situation on the world market we are facing a rescheduled launch of the SiRad MIMO r2 for 60 GHz. Thus, shipments will start slightly behind the launch of the radar transceiver chip T4R4\_060\_096 itself.



### 6.4 <u>Input / Output Stages</u>

The following figures show the simplified circuits of the input and output stages. It is important that the voltage applied to the input pins never exceeds  $V_{CC}$  by more than 0.3 V. Otherwise, the supply current may be conducted through the upper ESD protection diode connected at the pin.




Figure 5 Equivalent I/O Circuits



## 7 Reliability and Environmental Test

Table 6 Reliability and Environmental Test according to JEDEC Standards

Qualification Test	JEDEC Standard	Condition	Pass / Fail
MSL3	J-STD-020E	Reflow simulation 3 times at 260°C	tbd
Temperature Cycling	JESD22-A104	850 cycles at -40°C 125°C	tbd
HTSL	JESD22-A103	1,000 h at 150°C	tbd
HTOL	JESD22-A108	1,000 h at 85°C	tbd
THB	JESD22-A101	1,000 h at 85°C and 85% RH	tbd




Figure 6 Reflow Profile for Pb-Free Assembly according to JEDEC Standard J-STD-020E



### **8** Measurement Results

Will be provided at later state as test campaigns are completed.



### 9 Disclaimer

Indie Semiconductor FFO GmbH 2023. The information contained herein is subject to change at any time without notice.

Indie Semiconductor FFO GmbH assumes no responsibility or liability for any loss, damage or defect of a product which is caused in whole or in part by

- (i) use of any circuitry other than circuitry embodied in a Indie Semiconductor FFO GmbH product,
- (ii) misuse or abuse including static discharge, neglect, or accident,
- (iii) unauthorized modifications or repairs which have been soldered or altered during assembly and are not capable of being tested by Indie Semiconductor FFO GmbH under its normal test conditions, or
- (iv) improper installation, storage, handling, warehousing, or transportation, or
- (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** Indie Se miconductor FFO GmbH makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any Silicon Radar product and any product documentation. Products sold by Silicon Radar are not suitable or intended to be used in a life support applications or components, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY: BUYER AGREES NOT TO USE INDIE SEMICONDUCTOR FFO GMBH'S PRODUCTS FOR ANY APPLICATIONS OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

Indie Semiconductor FFO GmbH owns all rights, titles and interests to the intellectual property related to Indie Semiconductor FFO GmbH's products, including any software, firmware, copyright, patent, or trademark. The sale of Indie Semiconductor FFO GmbH's products does not convey or imply any license under patent or other rights. Indie Semiconductor FFO GmbH retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by Indie Semiconductor FFO GmbH. Unless otherwise agreed to in writing by Indie Semiconductor FFO GmbH, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.